


# CPE 100 Digital Logic Design

MARCH 3, 2021


Lecture 12  
Decoder

1080  
1080  
1080  
1080  
1080






1)

$$\overline{A \cdot B}$$




$$\overline{A} \cdot B$$




27

$B=1$   $A=0$  2-bit selector (multiplexer)

→ 1 output







Multiplexer  
(many to 1)

Demultiplexer  
(1 to many)

4)



Synchronous design




Data Flip Flop

DFF


↓  
Register

positive edge

triggered Flip-Flop



5)



6)

