


CPE 100 Digital Logic Design

April 19, 2021
Lecture 22


Logical ADDRESS ARRAY

Address


00
01
11



Bit



10bits




64bits

Register file (RF)

↓ MADE USING
STATIC RANDOM
ACCESS MEMORY
(SRAM)

1-bit




~~Non-volatile memory~~

~~NVM static~~

Power is
APPLIED
it remembers

NVM
HDD
Flash
solid state
drive
NVM
is when
power is
Removed
it remembers



3)

RGB

Pixel

Picture element

6MP

2,000

00 000 0000 3,000

4)


32 x 32

word size

0 → 31

32 bits


1-bit




$2^5 \rightarrow 32$ words
32 bit words

\rightarrow ~~16 words~~
64 words


2^6
16 bit words



32 bit
16 bit



6)





32 x 32 RF

4-bit words


32
32 x 32

$$\frac{32 \cdot 32}{4} = \text{\# of words}$$

256



8)



a)