


Lecture 24

CPE 100

Digital
logic
Design

April 26, 2021

Art. 1.2.0



SRAM Static RAM

Register file




Central processing unit

Levels of cache

MICRO Controller
APPS Processor
Cellular Processor
Baseband Processor
MODEM

CPU




Interrupt Controller

controllers on chip
SSD

27


Dynamic RAM

"computer memory"



DimMS


1T1C
DRAM
memory
cell




3)

Flash memory

TOP view
LAYOUT



x-sect
view





LAYOUT

Si



4)





Memory

$$10^{24} \times 10^{-6} = 10^{18}$$

Chalcogenide type of glass

Amorphous / Random organization of atoms



Crystalline → organized arrangement

6)

D3 D2 D1
 0 0 0
 1 1
 2 1
 3 1
 4 0
 5 0
 6 1
 7 1

UP-COUNTER

(Ripple Counter)



	D ₃	D ₂	D ₁
	0	0	0
7	1	1	1
6	1	1	0
5	1	0	1
4	1	0	0
3	0	1	1

Down Counter

UP Counter
use \bar{Q}

$$\begin{array}{r}
 1101 \rightarrow 13 \\
 \times 1001 \quad 9 \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 13 \\
 \times 9 \\
 \hline
 117
 \end{array}$$

$$\begin{array}{r}
 1101 \\
 0000 \\
 0000 \\
 \cancel{1101} \\
 \hline
 1101
 \end{array}$$

$$\begin{array}{r}
 1101 \\
 \hline
 1101
 \end{array}$$

$$64 \quad 16 \quad 4 \quad 1$$

$$\begin{array}{r}
 64 \quad 32 \quad 16 \quad 4 \\
 1110101 \rightarrow 117
 \end{array}$$

9
8)

