



ELG 720

Advanced Analog IC Design

Feb. 19, 2016

Lecture 10






$V_{GS} \downarrow \quad f_T \downarrow \quad g_m r_o = \text{const.} \uparrow$

$g_m \uparrow \parallel \sqrt{2 K_P \frac{W}{L} \cdot I_{CONST}}$


$r_o \downarrow = \frac{1}{\lambda I_D}$

1)




Has issues!

2)



(a) Using resistors to average differential output signals.



(b) Symmetrical implementation of the CMFB circuit in (a).

Figure 26.14 Increasing CMFB amplifier input range.

$$\frac{V_{om} - V_{op}}{2R}$$

$$\begin{aligned}
 V_x &= V_{on} - \frac{V_{on} - V_{op}}{2R} \cdot R \\
 &= \frac{2V_{on}}{2} + \frac{V_{op} - V_{on}}{2} \\
 &= \frac{V_{op} + V_{on}}{2}
 \end{aligned}$$

3)




Figure 26.15 Adding parasitic capacitances across the resistors to compensate for the input capacitance of the MOSFET.




Figure 26.16 A switched-capacitor CMFB circuit.

ϕ_1 is high

$$q_1 = 2C_1 (V_{biasn} - V_{out})$$

ϕ_2 is high

$$q_2 = C_1 (V_{cmfb} - 2v_{op}) + C_1 (V_{cmfb} - V_{out})$$

5)

$$\Delta V_{\text{cmfb}} \cdot 2(C_1 + C_2) \propto (\varphi_1 - \varphi_2)$$

$$\varphi_1 - \varphi_2 = 2C_1 \left(V_{\text{biasn}} - V_{\text{cmfb}} + \frac{V_{\text{up}} + V_{\text{dn}}}{2} - V_{\text{an}} \right)$$




Figure 26.17 Plotting the output voltages as a function of the CM feedback voltage.









Figure 26.18 Characteristics of NMOS (10/1) and PMOS (20/1) devices.

$g_m \approx r_o$
 $30 \text{ k}\Omega = r_o$
 $g_m = 150 \mu\text{A/V}$
 $0.03 \times 10^6 \times 150 \times 10^{-6}$
 $= 4.5$

8)

NMOS are 10/1
 PMOS are 20/1
 Bias circuit in Fig. 26.3




Figure 26.19 Fully-differential cascode diff-amp.

9)




Figure 26.20 Varying the common-mode voltage and looking at the output.





Figure 26.21 DC behavior and gain of the diff-amp in Fig. 26.19.





NMOS are 10/1
 PMOS are 20/1
 Bias circuit in Fig. 26.3

Figure 26.22 Basic two-stage op-amp without CMFB.

12)







Figure 26.23 DC behavior and gain of the op-amp in Fig. 26.22.




Figure 26.24 Step response of the op-amp in Fig. 26.22 driving 250 fF load capacitors and 20k feedback resistors.

14)




Figure 26.25 A sample-and-hold circuit. Notice how the output common-mode voltage is wandering.

15)




Figure 26.26 Modifying the op-amp for a CMFB input signal.

16)




Figure 26.27 The CMFB input to output relationship. The gain is approximately 25 (considerably less than the forward differential gain).