


ECG 720

Advanced Analog IC

Spring 2016

Design

April 12, 2016



1)

	Decimal	Binary	Thermometer	Gray	Two's Complement
-4	0	100	000	000	000
-3	1	101	0000001	001	111
-2	2	110	0000011	011	110
-1	3	111	0000111	010	101
0	4	000	0001111	110	100
+1	5	001	0011111	111	011
+2	6	010	0111111	101	010
+3	7	011	1111111	100	001

Figure 29.1 Comparison of digital input codes.


2)

EACH current source is

$$I_k + \Delta I_k \quad k=1, 2, 3 \dots 2^N - 1$$

$$\sum_{k=1}^{2^N - 1} \Delta I_k = 0$$

$$I_{out} = \sum_{k=1}^{2^N - 1} (I + \Delta I_k) = I \cdot 2^{N-1} + 2^{N-1} \cdot \Delta I_{kmax}$$



3)

DNL

$$I_{out} - I_{out(n-1)} = I_k + |\Delta I_{max}|_{DNL}$$

$$DNL_{max} = I_k + |\Delta I_{max}|_{DNL} - I_k$$

$$\Delta I_{max, DNL} = \frac{1}{2} \text{LSB} = \boxed{\frac{I}{2}}$$

DNL<sub>max</sub>





Figure 29.12 (a) A charge-scaling DAC, (b) the equivalent circuit with the MSB = 1, and all other bits set to zero.

$$V_{OUT} = 5V \cdot \frac{1}{1 + 1 + 2 + 4 + 8 + 16}$$


$$= \frac{5}{2^{N+1}-1} = \frac{5}{2^{5+1}-1}$$

5)

$$N = 3$$



$$1 \text{ LSB} = \frac{5}{8}$$



$$V_{OUT} = 5 \cdot \frac{.5}{.5 + .5 + 1 + 2} = 5 \cdot \frac{.5}{4}$$





Figure 29.13 (a) A 3-bit charge-scaling DAC used in Ex. 29.6 and the equivalent circuits inputs equal to (b) 010 (c) 101.


$$1 \text{ LSB} = \frac{5}{8}$$

b)



**Figure 29.14** Layout of a binary-weighted capacitor array using (a) single capacitors (b) unit capacitors to minimize undercutting effect, and (c) common-centroid to minimize oxide gradients.

mantel-5



**Figure 29.15** A charge-scaling DAC using a split array.




Figure 29.17 A cyclic digital-to-analog converter.

9)






Figure 29.19 A pipeline digital-to-analog converter.






Figure 29.21 Block diagram of a Flash ADC.

11)






Figure 29.22 Three-bit Flash A/D converter to be used in Ex. 29.10.



**Figure 29.23** Transfer curve for the 3-bit Flash converter in Example 29.10.

Flash  
8-bits



4-bit  
16  
15  
MSBs


4  
16  
15

256-1  
255  
30

5V 761m  
0010 512mV  
0001 256mV  
0000

Figure 29.26 Block diagram of a two-step Flash ADC.

14)



**Figure 29.27** Coarse and fine conversions using a two-step ADC.

$V_{IN}$	$D_3D_2$ (MSBs)	$V_1$	$V_2$	$V_3$	$D_1D_0$ (LSBs)
2	00	0	2	8	10
4	01	4	0	0	00
9	<u>10</u>	8	<u>1</u>	<u>4</u>	01
15	11	12	3	12	11

4-bit  
2-step  
Flash ADC

Figure 29.28 Output for the Flash ADC used in Ex. 29.12.

0010

$V_{DD} = 16$

$N = 2$

$2^{N/2} = 4$

0010

$V_{IN}$	$D_3D_2$ (MSBs)	$D_1D_0$ (LSBs)
0	00	00
4	01	01
8	10	10
12	11	11

$\frac{16}{2^2} = 4$

16)

What AOL do I need for N-bit resolution?

$$A_{OL} \approx \frac{2^{N+1}}{\beta} \quad N=8$$

$$A_{OL} > 2^{10} \\ 1024$$

$$A_{CL} = \frac{A_{OL}}{1 + \beta A_{OL}} = \frac{1}{\beta} - \Delta A$$

Assume we WANT  $\frac{1}{2}$  LSB Accuracy

$$\Delta A = \frac{1}{\beta} = \frac{1}{2^{N+1}} = \frac{1}{\beta \cdot 2^N}$$

$$A_{CL} = \frac{1}{\beta} \left( 1 - \frac{1}{2^{N+1}} \right) < \frac{1}{2} \text{ LSB}$$