


# EEG 720

## Advanced Analog IC Design

April 19, 2016

Lecture 24









Figure 29.30 Block diagram of a pipeline ADC.



?





Figure 29.32 Block diagram of a single-slope ADC.

$$2^N = 1024$$

$$10^3 \cdot 10^{-7} = 10^{-4}$$

$$= 0.1 \mu\text{s}$$

Condition:



**Figure 29.33** Single-slope ADC timing diagrams for (a) the comparator inputs and outputs and (b) the resulting counted pulses.








Figure 29.34 Block diagram of a dual-slope ADC.





**Figure 29.35** Integration periods and counter output for two separate samples of a 3-bit dual-slope ADC.






**Figure 29.36** Block diagram of the successive approximation ADC.


Handwritten notes showing the bit sequence for a 5-bit SAR ADC conversion:

|         |         |
|---------|---------|
| 1 0 0 0 | 0 0 0 0 |
| 0 1 0 0 | 0 0 0 0 |
| 0 1 1 0 | 0 0 0 0 |
| 0 1 0 1 | 0 0 0 0 |




**Figure 29.37** Binary search performed by a 3-bit successive approximation ADC for  $D=101$ .


a)




**Figure 29.39** A charge redistribution ADC using a binary-weighted capacitor array DAC.



**Figure 29.41** Typical block diagram for (a) Nyquist rate converters and (b) oversampling ADCs.





$$\frac{x_1 + x_2 + x_3}{3}$$

1

$$\frac{x_2 + x_3 + x_4}{3}$$


2

| $t(s)$ | Rmv |
|--------|-----|
| 0      | 0   |
| 10     | 1   |
| 20     | 1   |
| 30     | 0   |
| 40     | 1   |
| 50     | 1   |
| 60     | 0   |

digital filter

moving average  
filter

12)



**Figure 29.43** Pulse-density output from a sigma-delta modulator for a sine wave input.





Figure 29.44 A first-order sigma-delta modulator.

$A_{DL}$

$$\frac{1 + A_{DL} \cdot \beta}{1 + \cancel{\beta} + \beta}$$



14)





Figure 29.45 A frequency domain model for the first-order sigma-delta modulator.




$$STF = \frac{V_{RT}}{V_{IN}}$$

$$NTF = \frac{V_{RT}}{Q_e}$$

15)


Figures from CMOS Circuit Design, Layout, and Simulation, Copyright Wiley-IEEE, CMOSedu.com



**Figure 29.46** Frequency response of the first-order sigma-delta modulator.

N =





**Figure 29.47** Implementation of a first-order sigma-delta modulator using a switched capacitor integrator.