EEG-720 Advanced Analog IC Design 21, 2016 April Lecture 25 900 d-0NL BAd - LAYOUT AREA




Figure 30.14 Voltage-mode (5-bit) DAC without an op-amp.







Figure 30.1 Traditional current-mode R-2R DAC

R_F $V\!DD$ 2**R** b_{N-1} 2R b_{N-2} 2RDetail to resistor b_{N-3} 2R V_{REF-}^{-} MOSFET channel resistance should be << 2R 2R $\geq 2R$ (Assuming op-amp is in the follower configuration)

Figure 30.2 Traditional voltage-mode R-2R DAC.







Figure 30.3 Wide-swing current-mode R-2R DAC.

Table 30.1 Summary of experimental results.

	8-bit	10-bit	12-bit
DNL (LSB)	0.150	0.450	2.000
INL (LSB)	0.200	1.000	3.000
Settling time	200 ns		
Power	3.88 mW (driving a 1k load)		
Area (mm²)	0.045		
$f_{clk, m max}$	4 MHz		
Output swing	$0 < V_{out} < VDD (= 1.8 \ V)$		








Figure 30.4 Experimental results for the wide-swing DAC of Fig. 30.3.







Figure 30.5 Showing how currents sum into the feedback current.













Figure 30.7 Showing how an op-amp offset affects the DACs transfer curves.







Figure 30.8 Trimming circuit for DAC offset.






(a) DAC transfer curves before calibration. (b) DAC transfer curves after offset calibration

Figure 30.10 Showing how INL can be seen as an offset error.





- (a) DAC transfer curves with gain error.
- (b) DAC transfer curves after offset calibration with gain error.

Figure 30.11 Showing gain error and how it can cause problems in an offset calibration.




Figure 30.12 Trimming the output of the DAC using (a) current and (b) voltage.






Figure 30.13 Calibration scheme for 12-bit DAC.







Figure 30.18 Basic cell used in a current-mode DAC.








Figure 30.20 W-2W current mirror.

