


EEG-720

Advanced Analog IC Design

April 21, 2016


Lecture 25

Resistor
strings
DAC



good-DNL

Bad - Layout Area



1)





Figure 30.14 Voltage-mode (5-bit) DAC without an op-amp.

POOR MAN'S DAC

- To be added

2)



• To be added
OUT is always negative (BAD!)

$$1 \text{ LSB} = \frac{V_{REF+} - V_{REF-}}{2^{N+1}}$$

(Output swing limited to VDD/2.)




Figure 30.1 Traditional current-mode R-2R DAC.

3)

• To be added





Figure 30.2 Traditional voltage-mode R-2R DAC.

4)



• To be added

V_{DD}
 $\frac{V_{DD}}{2}$ → 1LSB

Figure 30.3 Wide-swing current-mode R-2R DAC.

5)

Table 30.1 Summary of experimental results.

	8-bit	10-bit	12-bit
DNL (LSB)	0.150	0.450	2.000
INL (LSB)	0.200	1.000	3.000
Settling time	200 ns		
Power	3.88 mW (driving a 1k load)		
Area (mm ²)	0.045		
$f_{clk,max}$	4 MHz		
Output swing	$0 < V_{out} < VDD (= 1.8 V)$		

matching
of
Registers
~1%

- To be added

6)




Figure 30.4 Experimental results for the wide-swing DAC of Fig. 30.3.

- To be added







Figure 30.5 Showing how currents sum into the feedback current.

- To be added



- To be added


128
127 → 14 / 128

255
↓
256


Segmentations

Figure 30.6 Segmentation in a wide-swing R-2R DAC.

9)




(a) Showing offset voltage in an op-amp.



(b) DAC transfer curves showing offset.

Figure 30.7 Showing how an op-amp offset affects the DACs transfer curves.

- To be added








Figure 30.8 Trimming circuit for DAC offset.

- To be added






(a) DAC transfer curves before calibration. (b) DAC transfer curves after offset calibration

Figure 30.10 Showing how INL can be seen as an offset error.

- To be added



(a) DAC transfer curves with gain error.

(b) DAC transfer curves after offset calibration with gain error.

Figure 30.11 Showing gain error and how it can cause problems in an offset calibration.

- To be added




Figure 30.12 Trimming the output of the DAC using (a) current and (b) voltage.

- To be added




Figure 30.13 Calibration scheme for 12-bit DAC.

- To be added

15)




Figure 30.18 Basic cell used in a current-mode DAC.

- To be added

16)




Figure 30.19 Implementation of a current-mode DAC.

~~$I_{REF} = 10 \mu A$~~
 $I_{REF} = 100 \mu A$
 $I_{REF} = 10 \mu A = 10^{-5}$
 $1 \text{ LSB} = 2^{-5} \cdot I_{REF}$
 $= 0.14 \mu A$

- To be added

n)





Figure 30.20 W-2W current mirror.

- To be added



(18)