


Review for final } final
 Closed Book } Monday
 Dec. 8 1-3

1) Ch. 1 → Circuits problem here
 sab1290


RC → AC response
 OP-AMP → time domain
 → gain
 or
 freq resp



$$\left| \frac{v_{out}}{v_{in}} \right|$$

$$\angle \frac{v_{out}}{v_{in}}$$

1mH Inductor problem



1)

Ch. 2

N-well

$$t_d = 0.7 \frac{r_{cl}^2}{\rho(\epsilon+1)}$$

layouts \rightarrow X-sect views

depletion C

diffusion C


reverse recovery delay

Quiz

TEST

Resistance - sheet R

through N-well




$$t_d = 0.7(1K \cdot 1pF + 2K \cdot 1pF)$$

2)

Ch. 3 → metal layers

Electromigration

size metal layers



$$CV = Q$$


$$C \cdot \Delta V = Q$$

$$I = C \frac{dV}{dt}$$

$$100\text{pF} \cdot 5 = Q$$


$$I = 100\text{pF} \frac{5}{1\text{ns}}$$

$$s - s - \frac{\Delta V}{2}$$



$$\Delta V = 50\text{nA} \cdot 2 \cdot \frac{900}{0.9} \cdot R_D$$

3)





a) calculate power diss. by: load C inverter & pmos/nmos

$$P_{diss} = 5 \cdot I_{avg} = \frac{VDD \cdot VDD \cdot \frac{Q}{10ns}}{10ns} = 50pC$$

$$I_{avg} = \frac{50pC}{10ns} = 50nA$$

$$P_{diss} = 5 \cdot 50nA = \underline{\underline{250 \mu W}}$$





Estimate the power diss. by the pmos while it's charging the load.


$$Q = 5 \cdot 10\text{pF} = 50\text{pC}$$

$$\frac{1}{2} C V^2 = \frac{1}{2} \cdot 10\text{p} \cdot 5^2$$

Ch 4 & 5

Layout of wide MOSFETS

oxide encroachment
lateral diffusion



6)

Ch. 6 MOSFETS

Sketch I V

I_D v. V_{DS} with V_{GS}
 $V_{GS} = 0$ $V_{DS} = V_{DD}$ I_D v. V_{GS} with V_{DS}

$V_{GS} = V_{DD}$


$V_{DS} = V_{DD}$

$I_{D,sf}$

$I_{D,w}$

$I_{D,sat}$

V_{th} -threshold




with V_{GS}
with V_{DS}

7)

Ch. 10


Derive Digital




$$(0-15) \text{ pF} -$$

$$(5-0) \text{ pF} \Rightarrow -20 \text{ pF}$$
$$= -100 \cdot 4 \text{ pF}$$

What is C_{in} & C_{out} ?



8)



$$i_{in} = \frac{v_{in} - (-A \cdot v_{in})}{\frac{1}{j\omega C}} = v_{in}(1+A)j\omega$$

$$\frac{v_{in}}{i_{in}} = \frac{j\omega C \cdot (1+A)}{C_{in}}, \quad C_{in} = C(1+A)$$



$$R_{in} = 20k$$

$$R_p = 40k$$

Calculate delays

$$t_{pHL} = 0.7 \cdot 20k \cdot \frac{6}{6}$$

$$\left(10ff + C_{in} \cdot 64 : 64 \right. \\ \left. + C_{in} \cdot \frac{124}{64} \cdot 64 \right)$$



10)

DFF

↓
Sketch

schematic

positive edge

triggered

negative edge

triggered

Be able to describe operation,

setup & hold times