


EE 421 / ECG 621

Digital IC Design


Lecture 9, 9/23/2015

depositing polysilicon
doped in-situ






1)

Poly2 (elec) Resistors








Layout







3)






5)



$$v_{out} = v_{in} \cdot \frac{C_1}{C_1 + C_2}$$


MIM CAPACITANCE



b)





10
□








7)



Long L devices


$64/64$ — Length





9





11)