

EE421 / ECG 621

Digital IC Design



Dec. 6, 2017

Lecture 27

1) LAYOUTS → Read back to Schematic


2) RC delays

$$0.7RC + 0.7 \cdot 2RC$$





3) Gate delays


inverters
NAND gates
NOR gates
TGs




4) setup & hold times, clocked circuits

5) Inverter, SP





$$\frac{VDD - VOL}{R} = K_P \cdot \frac{W}{L} \left((VDD - V_{TH}) VOL - \frac{VOL^2}{2} \right)$$



MOSFET operation

Derivation of equations

Body effect

channel length modulation

ON/OFF currents

QUIZZES

H.W.

Layouts → wide MOSFETS
 long MOSFETS

Depletion C reverse recovery time
 Storage C