


EE 421 / EGG 621


Digital IC Design

NOV. 13, 2019


Lecture 21



1)



2)






Register
 edge triggered
 D-FF




3)

Setup ~~hold~~ time






$$t_{\text{setup}} = 1\text{ns}$$





5)



external $3ns$


$$t_{setup} = -2ns$$






6/7

Latch



meta stability
↓



8)

