

EE421 / ECG 621

Digital IC Design

NOVEMBER 18, 2019

0 → 1.75  $\bar{5}$  Lecture 22



$t_{delay} = 10ns$




V<sub>output</sub>

0 - delay


0 - initial

3.75 - ~~initial~~ final value


risetime = 10ns




2)



3)





PMIC  
ANTIC  
REGULATOR  
CIRCUIT  
IMPLEMENTED



# Latch

STATIC  
RAM



Edge triggered DFF

5)