EE 421/EC6-621 Digital IC Design Lecture 13 OCT. 7, 2020 Why is UDS, SAT = Ubs - 4th An Vos= 5 Overestimate?

	Practice Midterm Exam – EE 421 Digital Electronics and ECG 621 Digital IC Design Fall – University of Nevada, Las Vegas
	NAME:
	Open book, closed notes. $\sqrt{(4)} = -(-5)^2$
	Show your work for credit. When possible place boxes around your answers.
	1. Plot the current through the inductor in the following circuit. (10 points)
	SV. ZK
	PULSE(-1 1 2n 1p 1p 1809n)
	VR1 -2.5
	Vin 2k St R2 SV ZV 1044F)
	switmodel 10µH IC=2.5m 3 1k 2-JuA
	tran 50n uic .model switmodel sw ron=0.01
	TL(1) another switched switche
	2-5ml = 100
2-	$J_{\alpha}A$ $= Z. J_{\alpha}AC$
•	+ = ZNS
	2. What key binding is used to descend and edit a cell in Cadence? (5 points)
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

3. Estimate the delay through an n-well resistor having a sheet resistance of 1kohm/square and a zero-bias depletion capacitance of 100 fF/um². Assume the resistor is 100 um long and 2 um wide. (5 points)

4. Explain in your own words why depletion capacitance of a pn junction decreases with increasing reverse bias. Use a cross-sectional view of a pn junction showing the depletion region's width in your explanation. Also show a plot of the depletion capacitance against reverse bias. Do not use equations in your explanation. (15 points) depletion Region (depleted of free carriers, holes more to N leaving behind @ change CAUSing N-Side have Dehange Attract electrons, which shows which cause was 5. Work problem 3.5 on page 80. (10 points) two in parallel CONTACT R = 1052 contact assistance

6. For problem 6.1 on page 162 determine the frequency when the AC component of the output voltage is 0.75 mV (3/4 of the input AC voltage). (20 points)


$$0.75 = \frac{1}{1+(f.9810)^2} \sqrt{1+(f.9810)^2}$$

$$.5625(f.9810)^2 = 0.4375$$

$$5625(f.981)^{2}$$
 = 0.4375

$$f^2(981)^2 = 0.777$$

7. Sketch the corresponding schematic for the following layout. Make sure the body connections of the MOSFETs are clearly seen in your schematic. (15 points)



the sheet resistance is 1k/square. Make sure to label each of the layers in your layout. Sketch the cross-sectional view of your layout. Explain what the hires layer does during the fabrication process. (20 points) hi-res blocks poly2 from being depet 6 al > p2 / (elec)
contact poly2 (elec) hi-res

8. Sketch the layout of a 30k poly2 resistor in the C5 process using the hires layer assuming