


EE 421 / ECU 621


Digital IC Design

November 2, 2020


Lecture 19





$$V_+ > V_- \quad V_{out} = 1$$
$$V_+ < V_- \quad V_{out} = 0$$






$$\frac{1k}{1k + 9k} \cdot V_{out} = \frac{V_{out}}{10}$$



1.249










# Comparator Design

## self-biased diff - Amp













# CMOS Complex Logic



$$\overline{A} + \overline{B} + \overline{C} =$$

$$\overline{\overline{\overline{A} + \overline{B} + \overline{C}}} = \overline{A \cdot B \cdot C}$$