


EE 421 / ECG 621




Digital IC Design

Lecture 24,

NOV. 23, 2020

Dynamic Logic







off current

NA/qm


NANO Amps
μ (micro)



3)


1-transistor, 1-capacitor
memory cell

ITIC → DRAM ACCESS MEMORY
Computer Memory




4)



NON-OVERLAPPING



clock generator




5)



b)

V_1 $\xrightarrow{\text{IMEB}}$ V_2 RC


Switched-capacitor $\Phi_2 \leftarrow$ Non-overlapping



1PF · 10MHz

$$\frac{1}{10^7 \cdot 10^{-12}} = \frac{1}{10^{-5}} = 10^5$$




$$C(V_1 - V_2) = Q$$




$$I_{\text{AVG}} = \frac{Q}{T} = \frac{Q}{f}$$

$$R_{\text{SC}} = \frac{V_1 - V_2}{I_{\text{AVG}}} = \frac{1}{fC}$$

→



Clocked CMOS



a)

Pre-charge Evaluate

PE-logic

