


EE 421 / ECG 621 Digital IC Design

Oct. 20, 2021



$1pF(VDD-0) -$
 $1pF(0-VDD)$

$2VDD \cdot 1pF$

$100 \mu A \cdot 100 ns \quad 10 pC$

$10,000 \cdot 10^{-15} C$

$10 pC!$

Quiz 11 – EE 421/ECG 621 Digital Electronics and Digital IC Design, Fall 2021

NAME: _____

Open book and closed notes.
Show your work for credit!

- Using the C5 process ($R_n = 20k$ and $V_{DD} = 5V$) estimate the delay a $6u/0.6u$ NMOS device will have discharging a $1 pF$ capacitor. Sketch the schematic, voltages on the gate/drain of the MOSFET, and show your hand calculations. (5 points)

$R_N = 20k \cdot \frac{.6}{6} = 2k$


$t_d = 0.7 RC$
 $= 0.7 \cdot 2k \cdot 10^{-12}$
 $= 1400ps$
 $= 1.4ns$


$1.4ns$

$1400ps$




$= 1.4ns$


21








4)






$$t_d = 0.35 \cdot R_N \cdot C_{ox} \cdot l^2$$







1)

Inverter





$$R_P = R_P' \cdot \frac{L_P}{W_P} = R_P' \cdot \frac{6}{12}$$

$$R_N = R_N' \cdot \frac{L_N}{W_N} = R_N' \cdot \frac{6}{6}$$






$$V_{SP} \approx 2.5V$$




$$V_{SP} = 2.2V$$









0)




5)




4)





5)




$$t_d = 0.35 \cdot R_N \cdot C_{ox} \cdot l^2$$





1)



0)