


Lecture 11 2/28/11




H.W. #9 A16.13, A16.14, A16.15

Due March 7, 2011

512x512 256kb






# Floating Gate Memory





negative  $V_{th}$  Erased

2)

NAND Flash




SLC




3)

# MULTI-LEVEL CELL (MLC)








4)

# Flash ERASE



5)



# SOFT Programming





6)

# Flash

4F2




22nm



44nm

NMS



$L_{min} \sim 200nm$

$\sim 1MEBJZ$

7)