


March 16, 2011

Lecture 16


A17.4 due next Monday

### CMOS imagers




11

V to I




$$I = \frac{V_{DD} - (V_{IN} + V_{THP})}{R_{Big}}$$


$I = \nearrow$



$$R_{sc} = \frac{1}{fC} = \frac{T}{C}$$



2)



$V_{DD} - (V_R + V_{TH})$

$100 - 40 R_R \bar{M}$   
 $N - M = 60$

$V_{Rshift+} = \frac{\bar{M}}{N} \cdot V_{I,shift} = \frac{N-M}{N} \cdot V_{I,shift}$

Eq 17.39

3)

$N =$  total # of clocks  
 $M =$  # of times output goes high  
 $\bar{M} =$  # of times output goes low  
 $N - M = \bar{M}$

$$V_{R,shift} = \frac{M}{N} \cdot V_{I,shift}$$


$$V_{I,shift} = \frac{N}{M} \cdot V_{R,shift}$$

$$V_{DD} - (650mV + 280mV) = 70mV$$

$$V_{I} - (V_{I} + V_{th}) = 70mV$$

$$V_{I,shift} = \frac{N}{M} \cdot V_{R,shift}$$

4)



$$\frac{V_{DD} - V_R - V_{THP}}{R_E} = \frac{V_{DD} - V_I - V_{THP}}{R_E \cdot \frac{\bar{M}}{2}}$$

$$\frac{V_{DD} - V_I - V_{THP}}{R_E \cdot \frac{\bar{M}}{2}}$$

5)  $\left(\frac{N-M}{N}\right)^{-1} V_{R,shift} = V_{R,shift} \cdot \frac{M}{2} = V_{I,shift}$

$$V_{I, \text{shift}} = V_{R, \text{shift}} \cdot \frac{N}{N-M} \quad (17.39)$$

$$V_{DD} = 1$$



$$V_{THD} = 300 \text{ mV}$$

$V_I, V_R$

$$V_R = 650 \text{ mV}$$

$$V_{R, \text{shift}} = 50 \text{ mV}$$



$$V_{I, \text{shift}} = 55 \text{ mV} = 50 \text{ mV} \cdot \frac{100}{98}$$




b)

# PLLs & DLLs

Phase-Locked Loops (PLLs) - second-order  
Delay-Locked Loops (DLLs) - first-order




COR  
Clock & data recovery



7)



# PLL






Controlled Oscillator  
VCO

$$f_{in} \cdot N = f_{out} \cdot M$$

$$f_{in} = f_{out} \cdot \frac{M}{N}$$



# DLL (Delay-Locked Loop)



9)