




H.W. # 4



1b.1 - 1b.3 using

TSMC
120nm
process
 $\frac{270\text{nm}}{190\text{nm}}$



overlap
cap $\left\{ \begin{array}{l} C_{gd} \cdot w \\ C_{gs} \cdot w \end{array} \right.$




bit lines
digit lines
column lines
word lines
row lines




11



2)




models bit line capacitance
ITIC cell 1-transistor 1-capacitor




$$C_{bit} \cdot V_{bit} + V_{bit} \cdot C_{bit} = V_f (C_{bit} + C_{bit})$$

$$V_f = \frac{C_{bit} \cdot V_{bit} + V_{bit} \cdot C_{bit}}{C_{bit} + C_{bit}}$$


3)





4)




folded Architecture



5)




b)




Roughly \propto dielectric


$$\frac{\epsilon A}{t_{ox}}$$



\Rightarrow




8)




$$V_f = \frac{0.20 + \frac{1}{2} \cdot 100}{120 \text{ f}}$$

$$= \frac{1}{2} \cdot \frac{5}{6} = 416 \text{ mV}$$



9)

p-sense Amp



10)