


# ECE 614 - Lecture 19

2-step flash ADC

Opamp  $\rightarrow$  Residue

8-bit Flash

# Accuracy issues with opamp



opamps

↳ offset ( $V_{os}$ )


noise

$\left[ \begin{array}{l} \text{fun} \\ A_{OL} \end{array} \right] \begin{array}{l} \checkmark \\ \checkmark \end{array} \begin{array}{l} \\ (DC \text{ gain}) \end{array}$   
 SR.

↳ Gain ( $2^{N/2}$ )

↳ S/H

↳ subtraction



$\frac{1}{2}$  LSB

$$\Delta V < \left( \frac{V_{REF}}{2^{N+1}} \right)$$

G. 993

Closed Loop gain  $\frac{1}{\beta} = 2^{N/2}$

Linear  
non-idealities


$|A_{OL}| \geq \frac{2^{N+1}}{\beta}$

$f_{un} \geq \frac{f_{ck} \cdot \ln(2^{N+1})}{\pi \cdot \beta}$  (Assuming Linear Settling)

$A(s) = \frac{A_{OL}}{(1 + \frac{s}{2\pi f_{un}})}$

# Pipelined ADC

5



10-12 bits  
200 MHz


$\frac{V_{REF}}{2}$   
 $\frac{V_{REF}}{2}$

Figure 29.30 Block diagram of a pipeline ADC.

MDAC  
multiplying

N-Stages  
1-bit / stage

N-cycle latency



Power distribution

→ Not enough gain in nano-CMOS

- \* Digital Assistance Technique
- \* Calibration
- \* Adaptive Filter

# Integrating ADC (single-slope)





Figure 29.32 Block diagram of a single-slope ADC.

$$I = \frac{V_{REF}}{R}$$







Figure 29.33 Single-slope ADC timing diagrams for (a) the comparator inputs and outputs and (b) the resulting counted pulses.

$$t_c = \frac{V_{in}}{V_{REF}} \cdot 2^N \cdot T_{CLK}$$

$$V_c = \frac{2^N \cdot V_{in}}{f_{CLK} \cdot RC} \rightarrow \pm 15\%$$

# Dual Slope ADC




Figure 29.34 Block diagram of a dual-slope ADC.




Figure 29.35 Integration periods and counter output for two separate samples of a 3-bit dual-slope ADC.

$$\frac{V_{in}}{V_{REF}} = \frac{D}{2^N}$$

← Counter output  
↑ total number of counter cycles

# Successive Approximation Register ADC (SAR) ADC (10)




Figure 29.36 Block diagram of the successive approximation ADC.

1 3 4 6 7 9 8 2  
 1 2 3 4 6 7 8 9  
 ↑ ↑ ↑

3




Figure 29.37 Binary search performed by a 3-bit successive approximation ADC for  $D=101$ .

11




Figure 29.39 A charge redistribution ADC using a binary-weighted capacitor array DAC.

Nyquist-rate ADCs  
 $f_s \geq 2BW$

10 MHz

# Oversampling ADCs

12








Figure 29.41 Typical block diagram for (a) Nyquist rate converters and (b) oversampling ADCs.



$\Delta \Sigma \rightarrow$  much larger SNR

DT- $\Delta\Sigma$  modulator.






Figure 29.44 A first-order sigma-delta modulator.

$$N_{eff} = \underset{\uparrow}{1} N_0 + \frac{3}{2} \cdot \log_2(OSR) \downarrow^{64}$$
$$= 1 + 1.5 \times 6$$
$$= \underline{10 \text{ bits}}$$




Figure 29.49 A second-order, sigma-delta modulator.




Figure 29.50 Noise shaping comparison of a first-, second- and third-order modulator.

AD9262:

BW = 10 MHz - "16 bits"

$f_s = 640$  MHz

OSR = 32

5<sup>th</sup>-order

CT  $\Delta\Sigma$